May 12, 2026 Melissa Kashouh

d-Matrix – Analog Design Engineer Senior, Staff Senior Staff (L3/L4/L5)

  • Anywhere

● TALENT ONE MARKET INTELLIGENCE: D-MATRIX

🔥 TALENT LIQUIDITY:
Extremely tight. The intersection of analog design and AI-specific IMC architecture is a niche with near-zero unemployment.

📈 ALPHA SIGNAL:
Specializing in sub-4nm analog design for AI accelerators is a career hedge. This role puts you at the center of the AI hardware moat, ensuring your compensation scales with the massive capital flowing into custom silicon.

EST. COMPENSATION
$210k – $285k Base + Significant Equity/RSU Package
SECTOR HEAT
88.0/100
CANDIDATE PROTOCOL: Focus your portfolio on 4nm/3nm process node experience and six-sigma yield optimization. If you have experience with Die-to-Die (D2D) interfaces, you are in the top 1% of the talent pool.

Official Role Description: d-Matrix

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. Location:Hybrid, working onsite at our Santa Clara, Ca headquarters 3-5 days per week.The role: Analog Design Engineer, Senior / Staff /Sr. StaffWhat You Will Do:Analog-mixed signal integrated circuit design using (but not limited to) common circuit design tools from Cadence and Synopsys. Design state of the art In-Memory-Compute engine for Artificial Intelligence Inference Accelerator and High-Speed Die-2-Die Interface for scale-out.Job scope includes schematic circuit design, system level performance analysis, design test benches for simulations and verifications, guide layout engineers on layout in deep sub-micron process nodes from 4nm and below, and to optimize design and layout to achieve low power design performance over process-voltage-temperature corners and six-sigma Monte-Carlo yield analysis. • Independent minor layout tweaks when necessary.• Work with backend engineers on integration of design/layout. • Provide model of circuit for backend verification. • Participate in Evaluation Board design for silicon bring-up and bench debug or characterization. • To build scripts for silicon bring up and test features. What You Will Bring:• Completed a BS/MS/PhD Preferred degree in Electrical Engineering and BS 14+/MS 12+/PhD 10+ years of related professional experience in high-speed circuit design blocks such as Phase Interpolator, Clocking, PLL designs• Experience and knowledge of Schematic Capture, Spice Simulations and running Monte-Carlo simulations• Experience and knowledge of Circuit Layout, Extraction and running back-annotated simulations• Experience with Channel modeling using Matlab or other tools.• Participation and contribution in Standard bodies is a plus.• Must have effective interpersonal and teamwork skills.• Proficiency in working with cross functional and cross site teams.• Excellent communication skills• Demonstrates good analysis and problem-solving skills.• Must have the ability to multi-task in a fast-paced environmentEqual Opportunity Employment Policyd-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Melissa Kashouh

Founder of Talent One I help enterprise leaders and investors forecast hiring surges, talent shortages, and market friction up to six weeks in advance using our patent-pending predictive intelligence platform. As the founder of Talent One AI (the intelligence layer of The Talent One), I built a system that turns lagging recruiting data into actionable foresight — helping companies reduce technical debt, protect employer brand, and hire ahead of the curve. Based in Providence, Rhode Island.
Talent One ● Entity Alert

Our Proprietary Predictive Labor Market Intelligence is Now Patent-Pending.

The Talent One has officially filed for patent protection on our core predictive system. We have moved talent intelligence from reactive placement to true foresight, allowing us to forecast hiring bottlenecks 6 weeks early with 84.6% directional accuracy.

Verified Backtest Diagnostics
Emerging Defense Tech 86.1 HEAT
Specialized Biotech 84.9 HEAT
Advanced Energy 81.7 HEAT
Request Executive Brief
Request Full Pitch Deck

For qualified partners only. Quick form required — we review before granting access.